|
| The IET is a world leading professional organisation sharing and advancing knowledge to promote science, engineering and technology across the world. |
| Efficient modelling and synthesis procedure of asynchronous sequential logic elements |
| J.-W. Kang |
| IEE Proceedings - Computers and Digital Techniques(1994), 141(1):61 |
| http://dx.doi.org/10.1049/ip-cdt:19949889 |
| This article is available from multiple sources. Please click on the logo of the service to which you have a subscription, or click any logo to obtain pay-per-view access. | |
 | Access the IET Digital Library |
 | Access the IEL (IEEE/IET Electronic Library) on IEEE Xplore® |