|
| The IET is a world leading professional organisation sharing and advancing knowledge to promote science, engineering and technology across the world. |
| Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips |
| B. Noia |
| IET Computers & Digital Techniques(2011), 5(3):186 |
| http://dx.doi.org/10.1049/iet-cdt.2009.0111 |
| This article is available from multiple sources. Please click on the logo of the service to which you have a subscription, or click any logo to obtain pay-per-view access. | |
 | Access the IET Digital Library |
 | Access the IEL (IEEE/IET Electronic Library) on IEEE Xplore® |